
This model is not well-conditioned numerically.

Unless CALC_OP is turned off before compiling the Verilog source, it
will throw FPEs all over the place, causing many of the QA runs to fail
unless .options fpemode=1 is used.
